Return to KLUBNL.PL main page

[Top] [All Lists]

Re: LF: Class E PA

To: [email protected]
Subject: Re: LF: Class E PA
From: DK1IS <[email protected]>
Date: Tue, 9 Oct 2018 17:49:56 +0200
Dkim-signature: v=1; a=rsa-sha256; c=relaxed/relaxed;; s=mail; t=1539100022; bh=F+BepCc3Qpu66RCl/KZVQhHC73AJsX74L2UyMn2Qxtk=; h=Subject:To:References:From:Date:MIME-Version:In-Reply-To: Content-Type; b=yMOrzwHQf5+mWIe8mSqX9TRQRC286QsYpU+GGpiaiEIDe0k03AnpxqDR8bICXwOhX lLOIft5mJwhkY+cmV0kpXtBAyz7ZaUMBZnF08tYjU+ASOitBEGSoNlqiln4fk6o0yC IT550qAzQkjoXnEPmNDnPqG9Mr36sW8CgHPSbI8k=
In-reply-to: <[email protected]>
References: <[email protected]> <[email protected]>
Reply-to: [email protected]
Sender: [email protected]
User-agent: Mozilla/5.0 (Windows NT 6.1; WOW64; rv:52.0) Gecko/20100101 Thunderbird/52.9.1
Hej Johan,

thanks for your budding info! I would be glad to get these documents concerning the DC feed inductor. Perhaps you´ll find some additional information about the shunt capacitor problem too?

Tack och vy 73,
Tom, DK1IS

Am 09.10.2018 um 17:00 schrieb Johan Bodin:

Hello Tom,

most schoolbook class-E designs assume a DC feeding choke with infinite inductance i.e. a huge inductor that keeps the DC current constant without any RF ripple. This is of course totally impractical (especially at VLF !)...

I'll try to find some class-E design documents that I have saved somewhere. One of those documents has explicit design equations for class E amplifiers with finite DC feed inductance.

If memory serves me, the reactance of the DC feed inductor can be as low as the DC feed resistance (Vdc/Idc) but such a low value would require a very large decoupling capacitance on the DC supply side because of high RF ripple current flowing through the inductor.

I will send these pdf documents to you if you are interested.

Johan SM6LKM

Den 2018-10-07 kl. 19:51, skrev DK1IS:

Hello Group,

Planning a new single-ended Class E PA for my activities on the Dreamers Band (8.27 kHz) two questions came up - perhaps someone can help me:

-  Being interested only in on-off-keying I´m concerned about the capacitor in parallel to the power FET which in my case on VLF will be in the uF range. If the DC supply is on and without gate drive this capacitor is charged to the DC supply voltage. At the first positive gate pulse it discharges via the drain-source-path, the current being  limited only by parasitc impedances - a poorly defined condition which usually has to be avoided. Does this mean that I have to apply drive continously and key the DC power supply only, perhaps synchronously to the next positive drive pulse?
Is there any rule of thumb for the inductance of the rf choke in the drain-power supply path?

Thanks for any idea!

Tom, DK1IS


<Prev in Thread] Current Thread [Next in Thread>