Return to KLUBNL.PL main page

rsgb_lf_group
[Top] [All Lists]

Re: : Re: [rsgb_lf_group] Re: LF: PIC-based GPSDO with A/D converter / s

To: [email protected]
Subject: Re: : Re: [rsgb_lf_group] Re: LF: PIC-based GPSDO with A/D converter / supported serial baudrates ?
From: Andy Talbot <[email protected]>
Date: Sat, 20 Feb 2016 15:46:51 +0000
Cc: [email protected]
Dkim-signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20120113; h=mime-version:in-reply-to:references:date:message-id:subject:from:to :cc:content-type; bh=a9dMoYjBBBvKrgA+uvzJrhft8/Jc5IqIT1ow8VhqSes=; b=0M21wJwNhWoWh3WAgyUwme9hEkd3bD1vIxQHu56x9yHazpGEFnvw4R/8BHUtnjkWZ4 NRXeo7fHemHj/lIuq07KqThExiri10vFKek23mxjURP/a8sjuk6izs0QoEkW+I8E73zs 7FOjF4cyG/UXV5ff51Gf9MFU5p0tIqByQrPCES1SEHzoU+B5P2hzV3+oyqhVydtSugTt PCUqz48yiZ4TdngjvsHnn4o6crELYinGpr4/DvwR8lWw7eM8WgLNgkI7fHLNFN3b8JyK rZMbzDfGG2YeLrjiufkbo76A+bzMWeo68uP7gxuupR6rNu0pcOPdMgA8wxy7/q2dQ/wQ 17cA==
In-reply-to: <[email protected]>
References: <[email protected]> <[email protected]> <[email protected]> <CAA8k23S4yT+pAfLGGaMH8XnPGa4WPNS4YZHJNKc4WQpydSsu9g@mail.gmail.com> <[email protected]> <CAA8k23SSF0vfOaRgwU_56yFmksVYLsZ-yfGpFvP9=-LEDCxHCA@mail.gmail.com> <[email protected]> <[email protected]> <CAA8k23TfU3b2xrsi-fGE=t5QgTUgikHOkO8GpCj1RQYXCD2V0A@mail.gmail.com> <[email protected]>
Reply-to: [email protected]
Sender: [email protected]
Strictly, its doesn't run at non integer multiples or submultiples of 115200 at all.

it runs at non integer DIVISORS (of the form N + M/8)   from 3MHz

So 1MBd, 500kBd etc. are exact,
as are  4800000 Bd   and 421052.6316 Bd (go on, work it out !)

115200, however is not exact.  It works out at    3000000/(26 + 0/8) = 115384 baud
But as that is only 0.16% in error, is quite close enough. 

Andy  G4JNT


On 20 February 2016 at 10:23, Wolfgang Büscher [email protected] [rsgb_lf_group] <[email protected]> wrote:
 

Hello all,

I can now confirm that the USB <-> UART (RS232) adapters with FTDI work *much* better than the old one with the 'Prolific' chip. At the village's local computer store, we found one labelled 'Delock Adapter USB 2.0 > 1x Serial' which even had the info 'FTDI chipset' on the cardboard.
It runs happily also at non-integer multiples of 115200 bit/sec, e.g. 500 kBit, and so far not a single byte has been lost. The driver has an extra configuration screen to adjust the USB packet to up to 4096 bytes, i.e. the hardware(?) buffer is large enough for a dozen milliseconds even at large sampling rates. Gives some confidence that there is no bottleneck, and no samples get lost on the USB.

The CIC decimator (which decimates the 12-bit ADC values by 8) produces a few additional bits for each output sample, which I don't want to sacrifice in the frame format. So simply sending out 16 bits per sample, least significant byte first, should do the job. The plan(!) is that the receiver (PC) can start or stop the data acquisition by sending a single-character "command", so when the digitized samples start pouring in, the receiver always knows the first received byte contains bits 7..0 of an analog sample. Plus, it prevents that the stupid windows plug-and-play system accidentally thinks the input from the A/D converter is a 'ballpoint mouse'...

73,
  Wolf .
 

Am 19.02.2016 um 23:34 schrieb Andy Talbot [email protected] [rsgb_lf_group]:
Oddly, that is very nearly exactly what I'm doing now with the test PIC module 
Digitising at 40kHz and sending the results as a 12 bit word.  The first byte carries the  6 lower bits with its highest two set to '00'

The second byte carries the upper 6 bits with its two MSBs set to '11'.    Its actually only a ten bit word as that is all the A/D converter in the PIC can manage, the mechanism is in place for a 12 bit value.

40kHz sampling is enough to digitise the entire 475kHz band and leave enough margin for filter transition bands, and even at 10 bit sampling, is fast enough to make decimation worthwhile to expand the dynamic range.

I only did it as an exercise to prove the serial communication link would work at that rate, but may be a useful module to have on the shelf.

Andy  G4JNT

On 19 February 2016 at 21:17, [email protected] [rsgb_lf_group] <[email protected]> wrote:
 

My more crazy idea:


12 bits can be divided in two 6 bits chunk.

If you transmit 8 bit words you have 2bit/chunk spare. Set te 8th bit to 0 for the less significant chunk and 1 for the most significant chunk. The receiver can now recognize and assemble the 12 bit word.

Of course the sender CPU must have some idle time for splitting the 12 bit word.

More: if you transmit two 7bit word you can increase a little the data rate.

 

73 de Claudio ik2pii





__._,_.___

Posted by: =?UTF-8?Q?Wolfgang_B=c3=bcscher?= <[email protected]>
Reply via web post Reply to sender Reply to group Start a new topic Messages in this topic (9)

.

__,_._,___

<Prev in Thread] Current Thread [Next in Thread>