Date: Tue, 2 Jan 2018 23:35:34 +0000
From: Chris Wilson <dead.fets@gmail.com>
Message-ID: <1229868611.20180102233534@gmail.com>
To: Markus Vester <rsgb_lf_group@blacksheep.org>
CC: dead.fets@gmail.com
In-Reply-To: <160b3a9c7d1-171c-1d653@webjas-vad221.srv.aolmail.net>
References: <781825051.20180101212433@gmail.com> <160b3a9c7d1-171c-1d653@webjas-vad221.srv.aolmail.net>
MIME-Version: 1.0
Subject: Re: LF: Si5351A syntehsiser able to fire a FET driver chip directly??
Content-Type: text/plain; charset=utf-8
Sender: owner-rsgb_lf_group@blacksheep.org
Precedence: bulk
Reply-To: rsgb_lf_group@blacksheep.org
Content-Transfer-Encoding: 8bit


Hello Markus / Andy / all,

Please see http://www.gatesgarth.com/amp-simplified3.jpg

I  added  2  off 86k resistors as resistive dividers as shown. Voltages
were as expected 1.87 and 1.86V on pins 2 and 4 but both driver output
pins  sat high at circa 12V . Removing the added resistors but running
the  MCP1404  on  9V  all  works fine with gate and drain waveforms as
shown here:

http://www.gatesgarth.com/resistive.jpg

Not sure why this is so....Have I misunderstood the bias at 1.8V Andy
suggested??  By e-mail:


@@@@@@@@@@@@@@@@@@@@@@@@@@
"When I said bias half way, meant half way between the two logic
threshold limits. Ie mid way between 1.3V (upper limit of guaranteed
'0' and 2.4V (lower limit of guaranteed '1') so bias at 1.8V


Not half the supply volts.


Study the data sheets and calculate. Don't just play with components
willy-nilly.


Andy  G4JNT"

@@@@@@@@@@@@@@@@@@@@@@@@@@

Thanks.

Monday, January 1, 2018, 9:38:56 PM, you wrote:

>> Any ideas please?

> As Andy said, bias half way: place another pair of 15k from the inputs (Pins 12,10) to 5V (pin9).

> 73, Markus

> -----Ursprüngliche Mitteilung----- 
> Von: Chris Wilson <dead.fets@gmail.com>
> An: rsgb_lf_group <rsgb_lf_group@blacksheep.org>
> Verschickt: Mo, 1. Jan 2018 22:26
> Betreff: Re: LF: Si5351A syntehsiser able to fire a FET driver chip directly??


> Hello Andy,

> MCP1404 IC fitted, as soon as power to the PA FETS is applied (even
> 6V) one of the gate square waves either disappears or becomes
> extremely random. Swapping inputs to the driver IC makes no
> difference, it's one pair of PA FET's dependent. FET's work fine when
> returned to "as designed" status! Driving the driver IC through the
> 1nF caps and 15k resistors to ground. Outputs from CLK0 and CLK1 are
> 180 out of phase and seem correct. Any ideas please? Thank you!

> http://www.gatesgarth.com/amp-modded.jpg

> Monday, January 1, 2018, 11:27:20 AM, you wrote:


>> Seems an odd choice of driver chip.  A high/low side driver used in
>> a non-bootstrapped mode to drive two low-side FETs 


>> How about one of the normal FET driver chips - picking out one I've
>> used in the past, the MCP14E 3/4/5 family.   Logic level input,
>> spec. Logic '0' max 1.3V, Logic '1' min 2.4V.   So bias half way and
>> your 2.2V swing takes it into the valid range.


>> They three types are inverting, non inverting, and one of each in a package


>> Andy  G4JNT


-- 
Best regards,
 Chris                            mailto:dead.fets@gmail.com