From: Rik Strobbe <Rik.Strobbe@fys.kuleuven.be>
To: "rsgb_lf_group@blacksheep.org" <rsgb_lf_group@blacksheep.org>
Date: Sun, 31 Jul 2011 16:47:43 +0200
Thread-Topic: LF: frequency doubler and divider
Thread-Index: AcxPj13geVqr88+RTVyNFiFlz5GUtAAAKkU/
Message-ID: <BF4A524700075746A6467658DFC7102CB0B27CF1D1@ICTS-S-EXC2-CA.luna.kuleuven.be>
References: <4E355332.6010107@iup.uni-heidelberg.de>
 <E1QnWsN-0000W2-0N@post.thorcom.com>,<4E35682D.1000808@iup.uni-heidelberg.de>
In-Reply-To: <4E35682D.1000808@iup.uni-heidelberg.de>
Accept-Language: nl-NL, nl-BE
Content-Language: nl-BE
acceptlanguage: nl-NL, nl-BE
MIME-Version: 1.0
Subject: RE: LF: frequency doubler and divider
Content-Type: text/plain; charset="iso-8859-1"
Content-Transfer-Encoding: quoted-printable
Sender: owner-rsgb_lf_group@blacksheep.org
Precedence: bulk
Reply-To: rsgb_lf_group@blacksheep.org
X-AOL-SCOLL-URL_COUNT: 0  
x-aol-sid: 3039ac1d404c4e356b4c24ef
X-AOL-IP: 195.171.43.25
X-AOL-SPF: domain : blacksheep.org SPF : none


Hello Stefan, all,

A "single IC" solution to get a 50% duty cycle might be 4046 (or 40HC46) PL=
L without a divider (connect VCO out directly to comparator in).
The VCO has a pretty good 50% duty cycle.

73, Rik  ON7YD - OR7T

________________________________________
Van: owner-rsgb_lf_group@blacksheep.org [owner-rsgb_lf_group@blacksheep.org=
] namens Stefan Sch=E4fer [schaefer@iup.uni-heidelberg.de]
Verzonden: zondag 31 juli 2011 16:35
Aan: rsgb_lf_group@blacksheep.org
Onderwerp: Re: LF: frequency doubler and divider

Andy, Rik, Bill, ...

Am 31.07.2011 16:20, schrieb Bill de Carle:
> You can visualize it more easily by drawing it out on paper [...]

Hmmmmmmmmmmmm, yes, i must agree. A pity ;-)
Will go on thinking. But analog filtering of that digital signal means a
much higher effort.
Anyway interesting stuff.

Tnx to all for the hints!

73, Stefan


> and taking an extreme example, e.g. say your input signal is 10% high,
> 90% low.  You'd have to set your RC time constant to a much shorter
> period.  The XOR output will be 2 short pulses close together, then a
> long delay, then another 2 pulses close together.
>
> Bill VE2IQ
>
> At 09:05 AM 7/31/2011, Stefan wrote:
>> LF, VLF,
>>
>> I just re-invented the wheel ;-) Just by thinking i found one
>> possible way how to double and divide a rectangular signal, to
>> achieve an accurate 50 % duty cycle :-)
>>
>> One could take a simple XOR gatter like a CD4070 and a RC circuit.
>> The time constant has to be about the half of the period of the
>> wanted frequency, e.g. 3.6 us for 137 kHz. The output of the RC
>> circuit (voltage across C) and the original signal is fed to one
>> single input of the gatter. Then the output frequency will be 2x f
>> input.
>>
>> All this can be found in the internet as well, of course. But if you
>> don't know about that possibility you don't know what to seach in the
>> web too. At least i haven't found that method by searching and it
>> also wasn't discussed here in the recent time. Furthermore i never
>> saw it on a PA design by amateurs i found in the web.
>>
>> The output signal of the 4070 is then fed to the well known frequency
>> divider consisting out of e.g. a CD4013. Then output frequency will
>> be the same as on the input but the duty cycle will be accurate 50%!
>>
>> This is one method to (re-) obtain a suitable drive signal for a H
>> bridge PA or class D PA after passing the driver signal through an
>> optocoupler or so. I'm sure i will use that method now in several
>> circuits, like in the new LF PA that still causes some problems,
>> excactly on that matter!
>>
>> Later i found on the German wiki site:
>> http://de.wikipedia.org/wiki/XOR-Gatter#Frequenzverdopplung
>>
>> 73, Stefan/DK7FC
>>
>=